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Abstract— A thermal impedance model of single-finger and 
multi-finger SiGe heterojunction bipolar transistors (HBTs) is 
presented. The heat flow analysis through the device has to be 
considered in two diffusion parts: the front-end-of-line (FEOL) 
diffusion and the back-end-of-line (BEOL) diffusion. Therefore, 
this new thermal impedance model features multi-poles network 
which has been incorporated in HiCuM L2 compact model. The 
HiCuM compact model simulation results are compared with 
on-wafer low-frequency S-parameters measurements at room 
temperature highlighting the device frequency dependence of 
self-heating mechanism. The simulation results are also 
compared to pulse measurements to improve reliability analysis. 
Keywords— SiGe HBTs, self-heating, multi-finger, safe-
operating-area, pulse measurement, S-parameters 
measurements, thermal impedance modeling  
I. INTRODUCTION  
In order to satisfy the requirements of future THz 
applications, modern silicon-germanium heterojunction 
bipolar transistors (SiGe HBTs) operate now at frequencies up 
to 700GHz [1] thanks to a continuous miniaturization of 
electronic devices [2] and novel HBT architectures but to the 
cost of the Safe-Operating-Area (SOA) reduction. The SOA 
is limited by several transport mechanisms which are 
summarized in Fig.1: the avalanche at large VCB and low JC, 
the self-heating at medium VCB and large JC and the electro-
migration at low VCB and very large JC. 
 
Fig.1 : Safe-Operating-Area definition for HBT  
Yet, some studies have shown that the SOA can be 
extended beyond BVCEO since open-base configuration is not 
commonly used by circuit designers. Accordingly, the HiCuM 
compact model has been extended beyond BVCEO and up to 
BVCBO in [3]. This extension must be deeply investigated 
since hot-carrier degradation appears beyond BVCEO and leads 
to the DC transistor performance degradation [4]–[6]. Indeed, 
a high bias condition beyond the SOA edges leads to the base 
current degradation. Although, a recovery, due to traps 
annealing, of the degradation can be observed at high junction 
temperature [7] meaning that the hot-carrier degradation 
depends on both avalanche and self-heating effects.   
An accurate modeling of the junction temperature rise 
using multi-pole network is then required to perform transient 
simulation involving a large VCE range. Then, subsequently, 
annealing process could be deeply analyzed and characterized 
to be considered in aging model implementation. This work 
focuses on the thermal characterization and modeling of 
multi-finger high-speed SiGe HBTs from IHP SG13S 
technology [8] with reduced thermal constraints compared to 
competitive technologies. Investigated devices feature BEC 
configuration with a constant emitter width (0.12µm), two 
emitter lengths (0.48µm and 0.84µm) and two emitter fingers 
configurations (4 and 8 fingers) as summarized in Table 1 and 
Fig.2. 
TABLE 1 : DEVICES UNDER TEST GEOMETRICAL FEATURES 
Device 
Drawn emitter 
WE x LE [µmxµm] 
Number of 
fingers NX 
Effective emitter 
area AE [µm²] 
D22 0.12 x 0.48 4 0.53 
D23 0.12 x 0.84 4 0.89 
D32 0.12 x 0.48 8 1.06 
D33 0.12 x 0.84 8 1.13 
 
 
Fig.2 : Layout view for BEC configuration of DUTs 
 
  (a) 
 
 (b) 
 
Fig.3 : Downward heat flow diffusion for a single finger transistor with (a) θ<65° and (b) θ>65°  
The paper is organized as follows: Section II illustrates 
the model formulation and implementation of the physics 
based thermal network into HiCuM compact model; Section 
III presents the model simulation results compared to low-
frequency S-parameters measurements and pulse 
measurements followed by a conclusion.      
II. MODEL FORMULATION 
A. Front-end-of-line heat diffusion 
As presented in [9], the downward heat flow featuring a 
diffusion angle θ can be modeled by the superposition of N 
subsections leading to a distributed electro-thermal 
network. The heat source is located at the B-C junction [10] 
with an effective area of WExLE. Each subsection is 
characterized by one thermal resistance RTHi and one 
thermal capacitance CTHi as following: 
where i is the subsection number ranging from 1 to N, 
A(z) is the cross-sectional area, hi is the subsection 
thickness, κ is the temperature-dependent thermal 
conductivity and α is the silicon heat diffusion coefficient. 
B. Single-finger transistor analysis 
Physics based scalable model for thermal impedance 
have been mostly developed for complex transistor 
architecture featuring both deep trench isolations (DTI) and 
shallow trench isolations (STI). Indeed, the heat diffusion 
process in those technologies is confined by these 
isolations. Since IHP technology does not feature DTI, it 
leads to a reduced thermal budget [11] and a more efficient 
heat diffusion through the device which depends mainly on 
the value of the heat diffusion angle as presented fig.3 (a) 
and (b). 
For a heat diffusion angle θ<65°, the heat flow is not 
stopped by the shallow trench isolations and the diffusion is 
pyramidal along the semiconductor (see fig.3 (a)). On the 
contrary, for a heat diffusion angle θ>65°, the heat flow will 
be surrounded by the shallow trench isolations, leading to a 
uniform heat diffusion in one subsection (see fig.3 (b)).  
In the literature, the heat diffusion angle is always lower 
than 65° [12], leading to a heat flow as proposed fig.3 (a). 
In this manner, the shallow trench does not interfere with 
the heat diffusion through the device. For the rest of the 
paper, the heat diffusion angle θ is set to 45° as proposed in 
[9]. 
C. Thermal conductivity  
Considering a heat diffusion flow as illustrated fig.3 (a), 
the downward heat flow has been divided into three 
subsections (N=3) considering the thermal conductivity of 
each layers. Indeed, the material thermal conductivity value 
depends of its doping level or composition profile values 
[10] as well as the temperature. Therefore, some reductions 
are considered compared to the reference substrate thermal 
conductivity kSi following the work in [13]. 
{
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The first subsection is located in the heavily-doped-
collector with a corresponding thickness DHDC. The high 
layer doping value leads to the reduction of the thermal 
conductivity of about 40% compared to the substrate. The 
second subsection is based outside the heavily-doped 
collector layer into the shallow trench isolation thickness 
DST. A gradual change in the doping profile from the high 
doped layer to the substrate is considered in this subsection 
leading to a 20% kSi reduction. Finally, the last subsection 
is located in the substrate with the corresponding thickness 
tSi and the original thermal conductivity kSi. The value of tsi 
must be low enough since a large thickness will lead to a 
very low-frequency pole. After optimization, the hold value 
is 1.250µm which is three times higher than DST. The values 
of each section thickness hi with the corresponding thermal 
conductivity are summarized Table 2. 
TABLE 2 : SUBSECTION DESCRIPTION CONSIDERING THE MATERIAL, THE 
THICKNESS AND THE THERMAL CONDUCTIVITY 
Sub. Material 
Thickness 
hi [µm] 
Thermal conductivity 
ki @300K [Wm
-1K-1] 
1 High-doped silicon 0.2 90 
2 Low-doped silicon 0.2 120 
3 Silicon 0.75 150 
D. Back-end-of line heat diffusion 
The back-end-of-line is also modeled through a thermal 
resistance RTH_BEOL which is calculated using the extracted 
thermal resistance RTH and the calculated front-end-of-line 
thermal resistance RTH_FEOL [14] as following: 
𝑅𝑇𝐻 =
𝑅𝑇𝐻_𝐹𝐸𝑂𝐿𝑅𝑇𝐻_𝐵𝐸𝑂𝐿
𝑅𝑇𝐻_𝐹𝐸𝑂𝐿+𝑅𝑇𝐻_𝐵𝐸𝑂𝐿
 (2) 
The entire thermal resistance RTH is extracted using the 
intersection technique [15] whereas the FEOL thermal 
resistance RTH_FEOL corresponds to the combination of 
subsection thermal resistance RTHi divided by the associated 
number of fingers NX: 
𝑅𝑇𝐻_𝐹𝐸𝑂𝐿 =∑
𝑅𝑇𝐻𝑖
𝑁𝑥
𝑖=𝑁
𝑖=1
 (3) 
The different contributions of the thermal resistance are 
reported in Table 3 for the four transistors under test. 
TABLE 3 : THERMAL RESISTANCE CONTRIBUTION INCLUDING BEOL AND 
FEOL FOR THE DUTS 
Device RTH [K/W] RTH_FEOL[K/W] RTH_BEOL[K/W] 
D22 3250 3900 20k 
D23 2600 2800 19k 
D32 1700 1950 13k 
D33 1200 1300 13k 
E. Multi-fingers transistors 
The layout view of the device under tests presented 
Table 1 is illustrated fig.2. The emitter is divided into 4 or 8 
parts in order to increase the available output power but also 
in order to reduce the thermal constraint. Indeed, the emitter 
partitioning leads to an important reduction of the self-
heating phenomenon. Yet, the use of a thermal network for 
each finger requires an accurate model for one finger 
transistor together with coupling coefficients and will lead 
to the simulation time increase. 
To avoid this constraint, a dedicated model card using 
HiCuM L2 compact model has been provided for all DUTs 
by IHP. Also, to consider multi-finger transistor without 
emitter partitioning, two scaling factors aR and aC are added 
to the equivalent electro-thermal network (see Fig.4). In the 
case of one-finger device, these scaling factors are set to 1. 
For multi-finger devices, the fingers are sufficiently spaced 
from the others to have negligible thermal coupling effect 
leading to aR=1/NX and aC = 10NX. The electro-thermal 
network has been connected to the junction temperature 
equivalent node of the HiCuM L2 compact model. 
 
Fig.4 : Equivalent electro-thermal network implemented in HiCuM L2 
compact model 
III. COMPACT MODEL VALIDATION 
A. Low-frequency S-parameters measurements 
AC measurements were performed using a 
semiconductor parameter analyzer HP 4155 to set the DC 
bias points and a vector network analyzer Agilent E5061B 
(5Hz-3GHz) is used for RF inputs power as illustrated 
Fig.5. In order to provide RF and DC bias, bias tees were 
added to the base and collector port featuring a bandwidth 
between 30kHz and 3GHz. The VNA was calibrated using 
the SOLT calibration technique and a dembedding 
procedure has been applied on open test structures. 
From an analysis point of view, only Y12 and Y22 
parameters are presented since they are the most sensitive 
to self-heating effects [15]. The DC bias point was chosen 
to exhibit self-heating effects with enough accuracy, 
basically with large base-emitter voltage VBE. The bias 
condition presented in this paper correspond to VBE=0.95V 
and VCE=1.5V. 
 
Fig.5 : Low-frequency S-parameters measurement bench 
Fig.6 compares Y-parameters measurement to the 
simulation results using the single pole network from the 
HiCuM compact model and the simulation results using the 
multi-pole network for the smallest device D22. As it is 
observed, the single pole network is not accurate enough 
contrary to the extended model demonstrating a good 
accuracy for both Y-parameters in the lower frequency 
range, where dynamic self-heating is typically observed. 
(a)  (b)  
(c)  (d)  
Fig.6 : D22 device comparison between measurements (symbols) and 
HiCuM compact model simulation results using single pole network 
(orange lines) and physics based multi-pole network (purple lines) for 
(a) Y12 magnitude, (b) Y22 magnitude, (c) Y12 phase and (d) Y22 phase 
at VBE=0.95V and VCE=1.5V 
Indeed, the single pole network will only separate the 
dynamic self-heating part from the pure electrical part. The 
boundary between these two elements is called the 
maximum thermal cut-off frequency fTH and is located 
around 150 MHz, i.e. where the Y12 phase is minimum, 
leading to a unique thermal time constant value τTH of 7ns. 
It is important to note that τTH is obtained through the 
combination of RTHCTH. On the contrary, the multi-node 
network will also allow to model the dynamic self-heating 
part (in the lower frequency range) with multiple thermal 
time constants τTHi related to each device subsection. 
The improved model is also validated for all geometry 
configurations (Table 1) as shown in Fig.7. A very good 
accuracy is achieved for all devices. The associated thermal 
resistances and capacitances are presented Table 4 for all 
DUTs. The analysis of Table 4 shows that, as intended, the 
largest thermal resistance contribution comes from the first 
subsection with RTH1 which represents more than 75% of 
the RTH_FEOL for all devices. The corresponding thermal 
capacitance CTH1 is quite low meaning that it will set the 
minimum thermal time constant value, i.e. the maximum 
cut-off frequency fTH. Concerning the other subsections, the 
most important parameter is the thermal capacitance. 
Indeed, each of them are separated by a decade meaning that 
each subsection will be characterize in a specified frequency 
range in the entire spectrum. For example, the substrate 
thermal capacitance CTH3 is very high, meaning that this 
subsection will model the lower frequency range, i.e. from 
100 kHz to 1 MHz. 
(a) (b)  
(c)  (d)  
Fig.7 : All DUTs comparison between measurements (symbols) and 
HiCuM compact model simulation results (solid lines) for (a) Y12 
magnitude, (b) Y22 magnitude, (c) Y12 phase and (d) Y22 phase at 
VBE=0.95V and VCE=1.5V 
TABLE 4 : THERMAL RESISTANCES AND CAPACITANCES EXTRACTED FOR 
THE FEOL CONTRIBUTION USING THE PHYSICS BASED SCALABLE MODEL 
Device 
RTH1 
[K/W] 
RTH2 
[K/W] 
RTH3 
[K/W] 
CTH1 
[J/K] 
CTH2 
[J/K] 
CTH3 
[J/K] 
D22 2553 500 840 2p 9.4p 147p 
D23 1732 379 682 3p 12p 298p 
D32 1335 252 397 4.1p 18.7p 294p 
D33 821 187 309 6.5p 25.3p 358p 
B. Pulse measurements 
Pulse measurements have also been achieved using a 
dedicated measurement bench described in Fig.8. The DC 
pulsed DC analyzer Keithley 4200-SCS consists of two 
pulse measurements units (PMUs). The pulse train (CH1) is 
applied to the transistor base port whereas the collector port 
(CH2) is biased at a constant voltage. In order to compare 
transient simulation to measurements, the parasitic 
components associated with the coaxial cables as presented 
Fig.9 must be considered as explained in [17]. 
 
 
Fig.8 : Measurement test bench for pulse measurements 
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Furthermore, the electro-thermal network model 
including the coaxial cable allows to perform transient 
simulation with an accurate prediction of the IC waveform, 
as shown in Fig.10 for D33 device. Indeed, this figure 
presents a comparison between a pulse measurement 
(considering a pulse width of 500ns and the following bias 
point VBE=0.95V and VCE=1.5V) and the HiCuM compact 
model simulation with the proposed thermal node. 
Overshoots that are visible in measurements are correctly 
reproduce due to the introduction of the passive network. 
The use of a single pole network (see Fig.10 in orange) 
during transient simulation will lead to a very fast steady-
state temperature whereas the more complex multi-node 
network (see Fig.10 in purple) allows an excellent accuracy 
between measurements and simulation [17]. 
 
Fig.10 : D33 device comparison between measurements (symbols) and 
HiCuM compact model simulation results using single pole network 
(orange lines) and physics based multi-pole network (purple lines) at 
TW=500ns, VBE=0.95V and VCE=1.5V 
Fig.11 illustrates the collector current waveform for all 
DUTs at a given bias point VBE=0.95V and VCE=1.5V. As 
for Fig.10, a very good accuracy is achieved between 
measurements and HiCuM compact model simulation 
integrating the multi-pole thermal network. The proper 
estimation of the junction temperature is then validated 
following two approaches: the frequency domain and the 
time domain. 
IV. CONCLUSION 
A physics based scalable thermal impedance model has 
been developed for the SiGe HBT technology from IHP 
having an innovative architecture facilitating thermal 
dissipation. The model has been adapted to multi-finger 
transistors and evaluated over a wide range of device 
geometries. Both frequency and transient simulations have 
been compared to the compact model simulation results for 
all geometries. A very good accuracy can be observed 
demonstrating the requirement for a more complex thermal 
network compared to the single pole network as 
implemented today in the HiCuM compact model. The 
multi-node thermal network will lead to an accurate 
estimation of the junction temperature close to the SOA 
edges and will allow the analysis of annealing effects during 
reliability simulation. 
 
Fig.11 : Comparison between HiCuM compact model transient 
simulation and waveform captures for at TW=500ns, VBE=950mV and 
VCE=1.5V the collector current IC for all device geometries 
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